[ forky ]
[ sid ]
[ 原始碼： verilog-parser ]
套件：python3-verilog-parser（0.0.7-1）
python3-verilog-parser 的相關連結
Debian 的資源：
下載原始碼套件 verilog-parser：
- [verilog-parser_0.0.7-1.dsc]
- [verilog-parser_0.0.7.orig.tar.gz]
- [verilog-parser_0.0.7-1.debian.tar.xz]
維護小組：
外部的資源：
- 主頁 [codeberg.org]
相似套件：
Parser for Verilog netlists (structural Verilog)
Lark based parser for Verilog netlists (structural Verilog without behavioral statements). This is meant to be used to read netlists as generated by HDL logic synthesizers such as Yosys.
其他與 python3-verilog-parser 有關的套件
|
|
|
|
-
- dep: python3
- interactive high-level object-oriented language (default python3 version)
-
- dep: python3-lark
- Parsing library for Python (Python 3)