all options
trixie  ] [  sid  ] [  experimental  ]
[ Source: yosys  ]

Package: yosys-abc (0.33-5 and others)

Links for yosys-abc

Screenshot

Debian Resources:

Download Source Package yosys:

Maintainers:

External Resources:

Similar packages:

Sequential Logic Synthesis and Verification Algorithms

ABC is a system for synthesis and verification of binary sequential logic circuits appearing in synchronous hardware designs. It combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.

This is a fork of berkeley-abc maintained by the YosysHQ team for use in the yosys RTL synthesis framework.

Other Packages Related to yosys-abc

  • depends
  • recommends
  • suggests
  • enhances

Download yosys-abc

Download for all available architectures
Architecture Version Package Size Installed Size Files
alpha (unofficial port) 0.33-5+b2 5,056.0 kB17,179.0 kB [list of files]
amd64 0.33-5+b2 5,315.4 kB14,688.0 kB [list of files]
arm64 0.33-5+b2 4,750.9 kB14,504.0 kB [list of files]
armel 0.33-5+b2 4,564.0 kB13,830.0 kB [list of files]
armhf 0.33-5+b2 4,726.5 kB10,542.0 kB [list of files]
i386 0.33-5+b2 5,544.8 kB16,397.0 kB [list of files]
m68k (unofficial port) 0.33-5+b2 5,145.3 kB15,917.0 kB [list of files]
mips64el 0.33-5+b2 4,868.0 kB18,271.0 kB [list of files]
ppc64el 0.33-5+b2 5,526.4 kB18,473.0 kB [list of files]
riscv64 0.33-5+b3 5,446.0 kB13,108.0 kB [list of files]
sh4 (unofficial port) 0.33-5 5,845.9 kB13,852.0 kB [list of files]
x32 (unofficial port) 0.33-5 5,311.6 kB14,421.0 kB [list of files]