Paket: yosys-doc (0.8-1)

[ Källkod: yosys  ]

Documentation for Yosys

Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.

Yosys can be adapted to perform any synthesis job by combining the existing passes (algorithms) using synthesis scripts and adding additional passes as needed by extending the yosys C++ code base.

This package contains the manual.

Andra paket besläktade med yosys-doc

• sug: yosys

  Framework for Verilog RTL synthesis

Hämta yosys-doc

Hämtningar för alla tillgängliga arkitekturer

Arkitektur	Paketstorlek	Installerad storlek	Filer
all	2.389,5 kbyte	2.520,0 kbyte	[filförteckning]