Limit to suite: [jessie] [jessie-updates] [jessie-backports] [jessie-backports-sloppy] [stretch] [stretch-updates] [stretch-backports] [buster] [sid] [experimental]
Limit to a architecture: [alpha] [amd64] [arm] [arm64] [armel] [armhf] [avr32] [hppa] [hurd-i386] [i386] [ia64] [kfreebsd-amd64] [kfreebsd-i386] [m68k] [mips] [mips64el] [mipsel] [powerpc] [powerpcspe] [ppc64] [ppc64el] [riscv64] [s390] [s390x] [sh4] [sparc] [sparc64] [x32]
You have searched for packages that names contain yosys in all suites, all sections, and all architectures. Found 4 matching packages.
Exact hits
Package yosys
- stretch (stable) (electronics):
Framework for Verilog RTL synthesis
0.7-2: amd64 arm64 armel armhf i386 mips mips64el mipsel ppc64el s390x - stretch-backports (electronics):
Framework for Verilog RTL synthesis
0.8-1~bpo9+1: amd64 arm64 armel armhf i386 mips ppc64el s390x - buster (testing) (electronics):
Framework for Verilog RTL synthesis
0.8-1: amd64 arm64 armel armhf i386 mips mips64el mipsel ppc64el s390x - sid (unstable) (electronics):
Framework for Verilog RTL synthesis
0.8-1+b1 [debports]: riscv64
0.8-1 [debports]: alpha amd64 arm64 armel armhf hurd-i386 i386 kfreebsd-amd64 kfreebsd-i386 m68k mips mips64el mipsel powerpcspe ppc64 ppc64el s390x sh4 x32
0.7-7 [debports]: hppa
0.6-7+b1 [debports]: sparc64
Other hits
Package yosys-dbgsym
- sid (unstable) (debug):
debug symbols for yosys
0.8-1+b1 [debports]: riscv64
0.8-1 [debports]: alpha m68k powerpcspe ppc64 sh4 x32
0.7-7 [debports]: hppa
0.6-7+b1 [debports]: sparc64
Package yosys-dev
- stretch (stable) (electronics):
Framework for Verilog RTL synthesis (development files)
0.7-2: amd64 arm64 armel armhf i386 mips mips64el mipsel ppc64el s390x - stretch-backports (electronics):
Framework for Verilog RTL synthesis (development files)
0.8-1~bpo9+1: amd64 arm64 armel armhf i386 mips ppc64el s390x - buster (testing) (electronics):
Framework for Verilog RTL synthesis (development files)
0.8-1: amd64 arm64 armel armhf i386 mips mips64el mipsel ppc64el s390x - sid (unstable) (electronics):
Framework for Verilog RTL synthesis (development files)
0.8-1+b1 [debports]: riscv64
0.8-1: alpha amd64 arm64 armel armhf hurd-i386 i386 kfreebsd-amd64 kfreebsd-i386 m68k mips mips64el mipsel powerpcspe ppc64 ppc64el s390x sh4 x32
0.7-7 [debports]: hppa
0.6-7+b1 [debports]: sparc64
Package yosys-doc
- stretch (stable) (doc):
Documentation for Yosys
0.7-2: all - stretch-backports (doc):
Documentation for Yosys
0.8-1~bpo9+1: all - buster (testing) (doc):
Documentation for Yosys
0.8-1: all - sid (unstable) (doc):
Documentation for Yosys
0.8-1: all