Pakket: yosys-abc (0.33-6~exp2) [debports]

[ Bron:  ]

Experimenteel pakket

Warning: This package is from the experimental distribution. That means it is likely unstable or buggy, and it may even cause data loss. Please be sure to consult the changelog and other possible documentation before using it.

Sequential Logic Synthesis and Verification Algorithms

ABC is a system for synthesis and verification of binary sequential logic circuits appearing in synchronous hardware designs. It combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.

This is a fork of berkeley-abc maintained by the YosysHQ team for use in the yosys RTL synthesis framework.

Andere aan yosys-abc gerelateerde pakketten

• dep: libbz2-1.0

  high-quality block-sorting file compressor library - runtime

• dep: libc6.1 (>= 2.34)

  GNU C Bibliotheek: Gedeelde bibliotheken
  Ook een virtueel pakket geboden door: libc6.1-udeb

• dep: libgcc-s1 (>= 3.3.1)

  GCC support bibliotheek

• dep: libreadline8 (>= 6.0)

  GNU readline en geschiedenis bibliotheek, voor executie

• dep: libstdc++6 (>= 13.1)

  GNU Standard C++ Library v3

• dep: zlib1g (>= 1:1.1.4)

  compressiebibliotheek - programma's

yosys-abc downloaden

Pakket downloaden voor alle beschikbare platforms

Platform	Pakketgrootte	Geïnstalleerde grootte	Bestanden
alpha (unofficial port)	5.096,9 kB	17.498,0 kB	[overzicht]