Package: opensta-dev (0~20191111gitc018cb2+dfsg-1) [debports]

[ Source:  ]

Gate-level Static Timing Analyzer - development files

After synthesis, place and route of a digital circuit, it is necessary to verify the timing of the design. OpenSTA is a tool for doing exactly that. It has a Tcl interface for entering commands for analysing designs.

It typically takes as input a verilog netlist, a liberty file, and other parasitics information from the placed and routed design.

This package contains the header files and some libraries for development.

Download opensta-dev

Download for all available architectures

Architecture	Package Size	Installed Size	Files
hppa (unofficial port)	1,247.6 kB	8,986.0 kB	[list of files]