all options
jessie  ] [  stretch  ] [  buster  ] [  bullseye  ] [  sid  ]
[ Source: covered  ]

Package: covered-doc (0.7.10-3)

Links for covered-doc


Debian Resources:

Download Source Package covered:


External Resources:

Similar packages:

Verilog code coverage analysis tool - documentation

Covered is a Verilog code coverage utility that reads in a Verilog design and a generated VCD/LXT dumpfile from that design and generates a coverage file that can be merged with other coverage files or used to create a coverage report. Covered also contains the GUI coverage report utility that reads in a coverage file to allow interactive coverage discovery. Areas of coverage measured by Covered are: line, toggle, memory, combinational logic, FSM state/state-transition and assertion coverage.

This package contains the documentation.

Download covered-doc

Download for all available architectures
Architecture Package Size Installed Size Files
all 1,653.2 kB2,409.0 kB [list of files]