Limit to suite: [buster] [buster-updates] [buster-backports] [bullseye] [bullseye-updates] [bullseye-backports] [bookworm] [bookworm-updates] [bookworm-backports] [trixie] [sid] [experimental]
Search in all suites
Limit to a architecture: [alpha] [amd64] [arm] [arm64] [armel] [armhf] [avr32] [hppa] [hurd-i386] [i386] [ia64] [kfreebsd-amd64] [kfreebsd-i386] [m68k] [mips] [mips64el] [mipsel] [powerpc] [powerpcspe] [ppc64] [ppc64el] [riscv64] [s390] [s390x] [sh4] [sparc] [sparc64] [x32]
Search in all architectures
Some results have not been displayed due to the search parameters.
You have searched for packages that names contain yosys in suite(s) experimental, all sections, and architecture(s) sh4. Found 6 matching packages.
Exact hits
Package yosys
- experimental (electronics):
Framework for Verilog RTL synthesis
0.33-6~exp2+b1 [debports]: sh4
Other hits
Package yosys-abc
- experimental (electronics):
Sequential Logic Synthesis and Verification Algorithms
0.33-6~exp2+b1 [debports]: sh4
Package yosys-abc-dbgsym
- experimental (debug):
debug symbols for yosys-abc
0.33-6~exp2+b1 [debports]: sh4
Package yosys-dbgsym
- experimental (debug):
debug symbols for yosys
0.33-6~exp2+b1 [debports]: sh4
Package yosys-dev
- experimental (electronics):
Framework for Verilog RTL synthesis (development files)
0.33-6~exp2+b1 [debports]: sh4
Package yosys-doc
- experimental (doc):
Framework for Verilog RTL synthesis (documentation)
0.33-6~exp2: all