Limit to suite: [buster] [buster-updates] [buster-backports] [bullseye] [bullseye-updates] [bullseye-backports] [bookworm] [bookworm-updates] [bookworm-backports] [trixie] [sid] [experimental]
Limit to a architecture: [alpha] [amd64] [arm] [arm64] [armel] [armhf] [avr32] [hppa] [hurd-i386] [i386] [ia64] [kfreebsd-amd64] [kfreebsd-i386] [m68k] [mips] [mips64el] [mipsel] [powerpc] [powerpcspe] [ppc64] [ppc64el] [riscv64] [s390] [s390x] [sh4] [sparc] [sparc64] [x32]
Search in all architectures
Some results have not been displayed due to the search parameters.
You have searched for packages that names contain yosys in all suites, all sections, and architecture(s) hppa. Found 4 matching packages.
Exact hits
Package yosys
- sid (unstable) (electronics):
Framework for Verilog RTL synthesis
0.12-1 [debports]: hppa
Other hits
Package yosys-dbgsym
- sid (unstable) (debug):
debug symbols for yosys
0.12-1 [debports]: hppa
Package yosys-dev
- sid (unstable) (electronics):
Framework for Verilog RTL synthesis (development files)
0.12-1 [debports]: hppa
Package yosys-doc
- buster (oldoldstable) (doc):
Documentation for Yosys
0.8-1: all - bullseye (oldstable) (doc):
Documentation for Yosys
0.9-1: all - bookworm (stable) (doc):
Documentation for Yosys
0.23-6: all - trixie (testing) (doc):
Framework for Verilog RTL synthesis (documentation)
0.33-5: all - sid (unstable) (doc):
Framework for Verilog RTL synthesis (documentation)
0.33-5: all - experimental (doc):
Framework for Verilog RTL synthesis (documentation)
0.33-6~exp2: all