etch  ] [  etch-m68k  ] [  lenny  ] [  squeeze  ] [  sid  ]
[ Paquet source : iverilog  ]

Paquet : verilog (0.9.1-2)

Icarus verilog compiler (transitional package)

Icarus Verilog is intended to compile all of the Verilog HDL as described in the IEEE-1364 standard. It is not quite there yet. It does currently handle a mix of structural and behavioral constructs.

The compiler can target either simulation, or netlist (EDIF).

This is a dummy transitional package that will ensure a proper upgrade path. This package may be safely removed after upgrading.

Étiquettes: Software Development: Compiler, Field: Électronique, User Interface: Text-based Interactive, Role: Program, Scope: Utility, Interface Toolkit: Ncurses TUI

Autres paquets associés à verilog

  • dépendances
  • recommandations
  • suggestions

Télécharger verilog

Télécharger pour toutes les architectures proposées
Architecture Taille du paquet Espace occupé une fois installé Fichiers
all 5,6 ko32 ko [liste des fichiers]