Paket: verilog (0.9.2-2)

[ Quellcode: iverilog  ]

Icarus verilog compiler (transitional package)

Icarus Verilog is intended to compile all of the Verilog HDL as described in the IEEE-1364 standard. It is not quite there yet. It does currently handle a mix of structural and behavioral constructs.

The compiler can target either simulation, or netlist (EDIF).

This is a dummy transitional package that will ensure a proper upgrade path. This package may be safely removed after upgrading.

Markierungen: Feld: Elektronik, Rolle: Meta-Paket

Andere Pakete mit Bezug zu verilog

• dep: iverilog

  Icarus verilog compiler

verilog herunterladen

Download für alle verfügbaren Architekturen

Architektur	Paketgröße	Größe (installiert)	Dateien
all	5,9 kB	32,0 kB	[Liste der Dateien]