Package: iverilog (0.9.5-1)

[ Source: iverilog  ]

Icarus verilog compiler

Icarus Verilog is intended to compile all of the Verilog HDL as described in the IEEE-1364 standard. It is not quite there yet. It does currently handle a mix of structural and behavioral constructs.

The compiler can target either simulation, or netlist (EDIF).

Tags: Field: Electronics, Implemented in: C++, User Interface: interface::commandline, role::program

Other Packages Related to iverilog

• dep: libbz2-1.0

  high-quality block-sorting file compressor library - runtime

• dep: libc6 (>= 2.7)

  Embedded GNU C Library: Shared libraries
  also a virtual package provided by libc6-udeb

• dep: libgcc1 (>= 1:4.2.1)

  GCC support library

• dep: libreadline6 (>= 6.0)

  GNU readline and history libraries, run-time libraries

• dep: libstdc++6 (>= 4.6)

  GNU Standard C++ Library v3

• dep: zlib1g (>= 1:1.1.4)

  compression library - runtime

• sug: gtkwave

  VCD (Value Change Dump) file waveform viewer

Download iverilog

Download for all available architectures

Architecture	Package Size	Installed Size	Files
mipsel	1,282.6 kB	3,775.0 kB	[list of files]